Listed here we demonstrate that both equally downsides might be eradicated in CNT-primarily based PTL circuits by way of threshold voltage engineering and combining PTL circuits with CMOS inverters. Simple logic gates for instance OR and AND, in addition to the a lot more sophisticated complete adder, multiplexer (MUX) and demultiplexer (DEMUX) cir